![[ICO]](/icons/blank.gif){kind=icon}
![[PARENTDIR]](/icons/back.gif){kind=icon}
![[DIR]](/icons/folder.gif){kind=icon}
![[ ]](/icons/unknown.gif){kind=icon}
![[ ]](/icons/compressed.gif){kind=icon}
![[ ]](/icons/layout.gif){kind=icon}
![[TXT]](/icons/text.gif){kind=icon}
![[IMG]](/icons/image2.gif){kind=icon}
| Name | Last modified | Size | Description |
|---|---|---|---|---|
| Parent Directory | - | ||
| Provas/ | 2021-12-10 08:23 | - | |
| laborg_parte6.pptx | 2021-11-28 14:45 | 1.6M | |
| T6.zip | 2021-11-28 13:52 | 1.1M | |
| laborg_parte5.pptx | 2021-11-14 08:59 | 478K | |
| laborg_parte5_SpecDi..> | 2021-11-14 08:54 | 1.9M | |
| avaliacoes/ | 2021-11-03 19:42 | - | |
| laborg_parte4.pptx | 2021-10-15 18:09 | 342K | |
| laborg_parte3.pptx | 2021-10-08 07:00 | 303K | |
| laborg_parte2.pptx | 2021-09-09 21:24 | 4.4M | |
| laborg_parte1.pptx | 2021-08-13 11:58 | 1.6M | |
| Apoio/ | 2021-08-13 11:51 | - | |
| 2021-1_LinksAulasOnl..> | 2021-08-06 20:34 | 62K | |
| laborg_parte6_Simula..> | 2021-06-30 09:48 | 344K | |
| Old_Stuff/ | 2021-06-26 18:56 | - | |
| VHDL/ | 2021-03-25 22:14 | - | |
| 2020-1_LinksAulasOnl..> | 2021-03-16 13:06 | 58K | |
| 2020-2_LinksAulasOnl..> | 2021-03-16 13:06 | 61K | |
| mat_plataformas/ | 2021-03-02 17:13 | - | |
| Xilinx_XApp463_Spart..> | 2020-06-18 19:07 | 415K | |
| Xilinx_DS312_Spartan..> | 2020-06-18 09:43 | 6.4M | |
| testa.txt | 2018-08-23 04:08 | 693 | |
| tab3e2s.vhd | 2018-08-23 04:08 | 1.4K | |
| Sim_200ms_OK.awf | 2018-08-23 04:08 | 16K | |
| le_mars | 2018-08-23 04:08 | 19K | |
| Refri.pla.parcial | 2018-08-23 04:08 | 3.5K | |
| bin_7seg.vhd | 2018-08-23 04:08 | 1.1K | |
| laborg_cron_basquete..> | 2018-08-23 04:08 | 2.8M | |
| leds.vhd | 2018-08-23 04:08 | 3.7K | |
| dio4_dspl_drv.vhd | 2018-08-23 04:08 | 4.7K | |
| cod_cores_res.html | 2018-08-23 04:08 | 9.8K | |
| lab_laborg.jpg | 2018-08-23 04:08 | 47K | |
| datasheet.pdf | 2018-08-23 04:08 | 136K | |
| leds.ucf | 2018-08-23 04:08 | 820 | |
| debounce_V0.vhd | 2018-08-23 04:08 | 1.9K | |
| multip.ucf | 2018-08-23 04:08 | 12K | |
| dspl_drv_nexys.vhd | 2018-08-23 04:08 | 4.2K | |
| access.vhd | 2018-08-23 04:08 | 8.6K | |
| refri.ucf | 2018-08-23 04:08 | 1.3K | |
| frequen.ucf | 2018-08-23 04:08 | 1.2K | |
| laborg.pdf | 2018-08-23 04:08 | 1.1M | |
| dec7seg.mem | 2018-08-23 04:08 | 602 | |
| top.vhd | 2018-08-23 04:08 | 5.5K | |
| ADT.txt | 2018-08-23 04:08 | 12K | |
| laborg_T5_spec.doc | 2018-08-23 04:08 | 442K | |
| PC46184.pdf | 2018-08-23 04:08 | 157K | |
| debounce.vhd | 2018-08-23 04:08 | 2.1K | |
| unisim.zip | 2018-08-23 04:08 | 8.4M | |
| T4_apoio_esqueleto.asm | 2018-04-16 08:48 | 939 | |
| T4_apoio.c | 2018-03-19 16:00 | 1.3K | |
| soma4vaium_disp.ucf | 2010-03-18 06:48 | 962 | |