

Bem-vindos a Organização e Arquitetura de Computadores II



Fabiano Hessel & Ney Calazans

<http://www.inf.pucrs.br/~hessel>

<http://www.inf.pucrs.br/~calazans>

Informações

Atendimento (dúvidas, provas, trabalhos):

Marcar hora (Fabiano.Hessel@pucrs.br)

Marcar hora (Fabiano.Hessel@pucrs.br)

Monitor: ...



Informações - Continuação

- ⌘ Material disponível na página da disciplina e no Moodle
- ⌘ Trabalhos serão entregues no Moodle
- ⌘ Provas
 - ☒ Nenhum aluno poderá sair da sala de prova antes de assinar a ata de presença.
 - ☒ Não será permitido ver a prova para decidir se vai fazer ou não. Depois que o 1o. aluno recebeu a prova, os demais só poderão sair depois de assinar a ata de presença
 - ☒ Não será permitida a entrada de alunos após a saída do 1o. aluno. Recomenda-se que o 1o. aluno saia após decorridos 30 min. de prova.
 - ☒ As provas são com consulta (P1, P2, P4 e G2). Não será permitido o uso de celulares, PDAs, Palms, Laptops ou assemelhados durante a prova.

Alina
Raspopova



ICE
AGE
THE MELTDOWN






Visão Geral

1. Álgebra Booleana

$$F = (A.B + \bar{A}.\bar{B}).(C.\bar{D} + \bar{C}.D)$$




Visão Geral

1. Álgebra Booleana

$$F = (A.B + \bar{A}.\bar{B}).(C.\bar{D} + \bar{C}.D)$$

2. Circuitos Digitais




Visão Geral

3. Comb / Seqüenciais

1. Álgebra Booleana

$$F = (A.B + \bar{A}.\bar{B}).(C.\bar{D} + \bar{C}.D)$$

2. Circuitos Digitais



Visão Geral

Modelo Von Neumann


4. Bloco de Dados

3. Comb / Seqüenciais

1. Álgebra Booleana

$$F=(A.B+\bar{A}.\bar{B})(C.\bar{D}+\bar{C}.D)$$

2. Circuitos Digitais




4. Bloco de Controle

3. Comb / Seqüenciais

1. Álgebra Booleana


$$F=(A.B+\bar{A}.\bar{B})(C.\bar{D}+\bar{C}.D)$$

2. Circuitos Digitais




Visão Geral

5. Arquitetura




Visão Geral

5. Arquitetura




Visão Geral







Multicore Processor-centric design:




Intel® Core™2 Extreme quad-core processor

SMP: Niagara



- Sun Ultrasparc T1 – up to 8 cores, 4 threads per core


All Life on Earth Is Insects...



Source: Scientific American, 7/01


Microprocessor Unit Sales

All types, all markets worldwide



Source: WSTS

Embedded RISC Lead Swings Constantly




Source: vendors




Benefits of Configurability

Consumer Electronics




ConsumerMarks/MHz

DSP



TeleMarks/MHz


Networking



NetMarks/MHz

Platform component types

- Another example: Philips Nexperia™ platform
(Source: Th. Claasen, DAC 2000)



Instruction sets




- ⌘ Computer architecture taxonomy.
- ⌘ Assembly language.

von Neumann architecture




- ⌘ Memory holds data, instructions.
- ⌘ Central processing unit (CPU) fetches instructions from memory.
 - ☑ Separate CPU and memory distinguishes programmable computer.
- ⌘ CPU registers help out: program counter (PC), instruction register (IR), general-purpose registers, etc.

CPU + memory



Harvard architecture



von Neumann vs. Harvard



- ⌘ Harvard can't use self-modifying code.
- ⌘ Harvard allows two simultaneous memory fetches.
- ⌘ Most DSPs use Harvard architecture for streaming data:
 - ⊞ greater memory bandwidth;
 - ⊞ more predictable bandwidth.

RISC vs. CISC



⌘ Complex instruction set computer (CISC):

- ☑ many addressing modes;

- ☑ many operations.

⌘ Reduced instruction set computer (RISC):

- ☑ load/store;

- ☑ pipelinable instructions.

Instruction set characteristics



- ⌘ Fixed vs. variable length.
- ⌘ Addressing modes.
- ⌘ Number of operands.
- ⌘ Types of operands.

Programming model



- ⌘ **Programming model**: registers visible to the programmer.
- ⌘ Some registers are not visible (IR).

Multiple implementations



⌘ Successful architectures have several implementations:

- ☒ varying clock speeds;
- ☒ different bus widths;
- ☒ different cache sizes;
- ☒ etc.

Assembly language



- ⌘ One-to-one with instructions (more or less).
- ⌘ Basic features:
 - ☑ One instruction per line.
 - ☑ Labels provide names for addresses (usually in first column).
 - ☑ Instructions often start in later columns.
 - ☑ Columns run to end of line.

ARM assembly language example



```
label1  ADR  r4,c
        LDR  r0,[r4] ; a comment
        ADR  r4,d
        LDR  r1,[r4]
        SUB  r0,r0,r1 ; comment
```

Pseudo-ops




- ⌘ Some assembler directives don't correspond directly to instructions:
 - ☑ Define current address.
 - ☑ Reserve storage.
 - ☑ Constants.

Endianness

⌘ Relationship between bit and byte/word ordering defines endianness:


bit 31



little-endian

bit 0

bit 0



big-endian

bit 31

Example: C assignments (ARM Processor)

⌘C:

```
x = (a + b) - c;
```

⌘Assembler:

```
ADR r4,a           ; get address for a
LDR r0,[r4]        ; get value of a
ADR r4,b           ; get address for b, reusing r4
LDR r1,[r4]        ; get value of b
ADD r3,r0,r1       ; compute a+b
ADR r4,c           ; get address for c
LDR r2,[r4]        ; get value of c
```

C assignment, cont'd.



```
SUB r3,r3,r2      ; complete computation of x
ADR r4,x          ; get address for x
STR r3,[r4]       ; store value of x
```


Example: C assignments (SHARC DSP)



⌘C:

```
x = (a + b) - c;
```

⌘Assembler:

```
R0 = DM(_a) ! Load a
```

```
R1 = DM(_b); ! Load b
```

```
R3 = R0 + R1;
```

```
R2 = DM(_c); ! Load c
```

```
R3 = R3 - R2;
```

```
DM(_x) = R3; ! Store result in x
```

Algorithmic level: Example: -MPEG-4 full motion search -

```
for (z=0; z<20; z++)  
  for (x=0; x<36; x++) {x1=4*x;  
    for (y=0; y<49; y++) {y1=4*y;  
      for (k=0; k<9; k++) {x2=x1+k-4;  
        for (l=0; l<9; ) {y2=y1+l-4;  
          for (i=0; i<4; i++) {x3=x1+i; x4=x2+i;  
            for (j=0; j<4;j++) {y3=y1+j; y4=y2+j;  
              if (x3<0 || 35<x3||y3<0||48<y3)  
                then_block_1; else else_block_1;  
              if (x4<0|| 35<x4||y4<0||48<y4)  
                then_block_2; else else_block_2;  
            }  
          }  
        }  
      }  
    }  
  }  
}
```

Instruction level

Algorithms have already been compiled for the instruction set of the processor(s) to be used. Simulations at this level allow counting the executed number of instructions.

Variations:

Simulation only the effect of instructions

Transaction-level modeling: each read/write is one transaction, instead of a set of signal assignments

Cycle-true simulations: exact number of cycles

Bit-true simulations: simulations using exactly the correct number of bits

Instruction level: example

Assembler (MIPS)	Simulated semantics
<code>and \$1,\$2,\$3</code>	<code>Reg[1] := Reg[2] \wedge Reg[3]</code>
<code>or \$1,\$2,\$3</code>	<code>Reg[1] := Reg[2] \vee Reg[3]</code>
<code>andi \$1,\$2,100</code>	<code>Reg[1] := Reg[2] \wedge 100</code>
<code>sll \$1,\$2,10</code>	<code>Reg[1] := Reg[2] \ll 10</code>
<code>srl \$1,\$2,10</code>	<code>Reg[1] := Reg[2] \gg 10</code>


Register transfer level (RTL)

At this level, we model all the components at the register-transfer level, including
arithmetic/logic units (ALUs),
registers,
memories,
muxes and
decoders.

Models at this level are always cycle-true.

Automatic synthesis from such models is not a major challenge.

Register transfer level: example (MIPS)



Gate-level models

Models contain gates as the basic components.


Provide accurate information about signal transition probabilities and can therefore also be used for power estimations.

Delay calculations can be more precise than for the RTL. Typically no information about the length of wires (still estimates).

Term sometimes also employed to denote Boolean functions (No physical gates; only considering the behavior of the gates).

Such models should be called “Boolean function models”.

Gate-level models: Example



source:
<http://geda.seul.org/screenshots/screenshot-schem2.png>



