


















Hirose FX2 Connector




JTAG SCAN CHAIN



Title Nexys II		Rev C.0 Copyright2007
Circuit FX2 and Pmod Connectors		
Doc# 500-134		
Engineer NEA		
Author GMA		
Date 7/19/2007		
Sheet# 01 out of 11		







Title Nexys II		Rev C.0 Copyright2007
Circuit USB Controller	 www.digilentinc.com	
Doc# 500-134		
Engineer NEA		
Author GMA		
Date 7/19/2007		
Sheet# 02 out of 11		





Title		Rev
Nexys II		C.0
Circuit		Copyright2007
Power and Regulation		
Doc#	500-134	
Engineer	NEA	
Author	GMA	
Date	7/19/2007	
Sheet#	03 out of 11	




DIGILENT
www.digilentinc.com





Title		Rev	
Nexys II		C.0	
Circuit		Copyright2007	
Banks 0, 1 and Clocks			
Doc#	500-134		
Engineer	NEA		
Author	GMA		
Date	7/19/2007		
Sheet#	05 out of 11		







Title Nexys II		Rev C.0 Copyright2007
Circuit Banks 2, 3		
Doc# 500-134		
Engineer NEA		
Author GMA		
Date 7/19/2007		
Sheet# 06 out of 11	www.digilentinc.com	



Title Nexys II		Rev C.0 Copyright2007
Circuit FPGA Power	 www.digilentinc.com	
Doc# 500-134		
Engineer NEA		
Author GMA		
Date 7/19/2007		
Sheet# 07 out of 11		






Title Nexys II		Rev C.0 Copyright2007
Circuit Memory	Doc# 500-134	 www.digilentinc.com
Engineer NEA	Author GMA	
Date 7/19/2007	Sheet# 08 out of 11	





Title		Rev	
<h1>Nexys II</h1>		<h1>C.0</h1>	
Circuit		Copyright2007	
IO and Display			
Doc#	500-134		
Engineer	NEA		
Author	GMA		
Date	7/19/2007		
Sheet#	09 out of 11		




DIGILENT
www.digilentinc.com



Title Nexys II		Rev C.0 Copyright2007
Circuit RS232, VGA, and PS/2		
Doc# 500-134		
Engineer NEA		
Author GMA		
Date 7/19/2007		
Sheet# 10 out of 11		



Title Nexys II		Rev C.0 Copyright2007
Circuit FX2 Series Resistors		
Doc#	500-134	
Engineer	NEA	
Author	GMA	
Date	7/19/2007	
Sheet#	11 out of 11	www.digilentinc.com



Layer Stack Up Detail for: PCB1.PcbDoc

Layer Name	Gerber Document	Copper Thickness	Dielectric Height	Dielectric Material	Dielectric Constant	Dielectric Type
Top Solder Mask	(.GTS)		0.4mil	Solder Resist	3.50	
Top Signal 1	(.GTL)	1.4mil				
Ground Plane 2	(.GP1)	1.4mil	7mil	FR-4	4.80	Core
Internal Signal 3	(.G1)	1.4mil	7mil	FR-4	4.80	Core
Power/Signal 4	(.G2)	1.4mil	7mil	FR-4	4.80	PrePreg
Power Plane 5	(.GP2)	1.4mil	7mil	FR-4	4.80	Core
Internal Signal 6	(.G3)	1.4mil	7mil	FR-4	4.80	PrePreg
Ground Plane 7	(.GP3)	1.4mil	7mil	FR-4	4.80	Core
Bottom Signal 8	(.GBL)	1.4mil				
Bottom Solder Mask	(.GBS)		0.4mil	Solder Resist	3.50	